The designing and simulation of multi-valued logic (MVL) is a very interesting and important task in the present scenario. The memory devices in MVL system are the most important area of modern research. The MVL system consists of a number of intermediate states between the true and false instead of the conventional binary logic consists of only two states -'true' and 'false'. Hence, the MVL enables more information to be handled in a much compact manner, especially suitable for handling big data. In quadruple valued logic (QVL) system, the additional two intermediate states are denoted as 'partially known' and 'partially unknown' which can be explored significantly to sequential logics also, e.g., flip-flops, etc. The present paper deals with the design and simulation of different kind of flip-flops in QVL system, using complementary metal oxide semiconductor (CMOS) and its optical implementation using spatial light modulator (SLM) and Savart plate.
Introduction
The concept of present computing is changing continuously since the last 30 years for handling large volume of data with faster operational speed. The multi-valued logic (MVL) gained importance since last century -but it is prevalent from the time of Aristotle. The concept of binary is simple and consists of two states only, whereas in multi valued logic more than two states are considered, e.g., in ternary logic, three states and in quadruple valued logic (QVL), four states, etc. Hence, the MVL can be used for computation which employs more than two levels of signals, thus providing greater efficiency and more memory capacity. Łukasiewicz (1920) initiated first, the use of ternary logic based on three states and modified it later with an idea that four states logic is a much better proposition. Among trinary logic modified trinary number (MTN) system gained importance for its carry free operation (Ghosh and Basuray, 2010) . This study is an important extension of QVL system with a di-bit representation for implementation of quadruple flip-flops electronically using complementary metal oxide semiconductor (CMOS) (Yasuda et al., 1986; Chang and Lee, 1994) and optically using spatial light modulator (SLM) and Savart plate (Ghosh et al., 2012a (Ghosh et al., , 2012b Bhattacharya and Ghosh, 2015) . The major advantage of MVL system is to process more and more information over channels with less number of interconnections on chip. In a typical VLSI circuit, about 70% of the on-chip area is consumed by interconnections and remaining for devices (Smith, 1988; Patel and Gurumurthy, 2010) .
Presently, our interest is focused on the application of QVL in memory circuits, i.e., flip-flops using MOS technology (Bhattacharya et al., 2017b) and using optical switches (Ghosh and Basuray, 2008; Bhattacharya et al., 2017a; Ghosh and Mukhopadhyay, 2005) . a For MOS technology, the design procedure and circuit simulation is realised by using the commonly used simulator software T-Spice. Here, we have designed the various flip-flops with the help of PMOS and NMOS in order to build the internal NAND gates. The Tanner Spice simulator and Tanner EDA tools are used here in logic simulation and implementation. The Tanner Spice simulator provides facility to design and simulate new ideas in integrated circuits with time and cost efficiency. Moreover, the T-Spice pro's waveform probing feature integrates S-Edit, T-Spice, and W-Edit to allow individual points in a circuit to be specified and analysed.
b For optical implementation and logical simulation of quadruple valued flip-flop, the SLM and Savart plates are used as optical switches. The light incident on a Savart plate is split into two orthogonal components and comes out with a spatial shift between them. SLMs are of two types -positive SLM and negative SLM. The nature of the negative SLM is such that it is transparent when there is no electric voltage applied on it and it becomes opaque when an electric voltage is applied on it. The property of positive SLM is just reverse.
Proposed work
In the earlier work (Bhattacharya et al., 2017b) , the quadruple flip-flops have been implemented electronically and simulated using Tanner Spice simulators. Initially, it was simulated using resistor transistor logic (RTL)-based logic but huge power loss was noted during implementation. It was overcome by using CMOS-based logic gates. The simulated result satisfies the truth table of all the flip-flops. In the extended version of presented paper, we are considering optical switch to represent the quadruple flip-flops for ultra-fast processing. Here, SLM and Savart plates are used to design the basic module. The purpose of Savart plate is to split the light into two orthogonal components, whereas, SLMs block or pass the light depending on the electrical signals applied on it. All the flip-flops have been designed by using this basic module in a repeated manner and detail circuits are discussed in the later part of this paper.
QVL system
In QVL system, the four state representations are classified as true, partly true, partly false and false. These four states have been considered explicitly as {0, 1, 2 and 3} and their representations in di-bit format are {00, 01, 10 and 11}. Here, it is important to note that the four valued system with states {0, 1, 2 and 3} do not satisfy the basic field conditions but as a di-bit representation of the form 00 → 0, 01 → 1, 10 → 2 and 11 → 3 may be used to represent a four valued logic system where the basic two valued logics are applicable. The logical states, their representations, corresponding di-bit formats and the state of polarisations are given in Table 1 . 
Quadruple flip-flops
The input and output values are governed by the state tables of that individual flip-flops and the output equations are derived accordingly. The circuits and the equations are found to satisfy the desired inputs and outputs at quadruple levels, which provide the final circuit for the quadruple flip-flops. Different quadruple flip-flops and their electronic and optical representation are as follows.
S-R flip-flop
The S-R flip-flop is considered as one of the most important basic sequential logic circuit in digital electronics. This simple flip-flop is basically a one-bit memory device that has two inputs, one of which will 'SET' the device (output = 1), labelled as S and another will 'RESET' the device (output = 0), labelled as R. The output Q will be either at logic level '1' or '0' depending upon this set/reset condition. A basic NAND gate S-R flip-flop circuit provides feedback from both of its outputs to its opposing inputs and is commonly used in memory circuits to store single-bit information. In MVL system, we deal with values other than 0 and 1. Here, we have used four values, i.e., 0, 1, 2 and 3 with the concept of di-bit as a group. Here, 0 is denoted as 00, 1 as 01, 2 as 10 and 3 as 11. The excitation table for quadruple S-R flip-flop is given in Table 2 . The '-' represents do not care state. Table 2 , the expression for Q A+1 can be written as: 
It is to be noted here that the expressions (1) and (2) are similar in nature and similarly, the expression for output Q N+1 of quadruple S-R flip-flop can be represented as follows:
Simulation of quadruple S-R flip-flop using Tanner Spice software
The equation for Q N+1 can be implemented using NAND gates. The inputs for S, Rand Q N are quadruple in nature, i.e., consists of four distinct states. For convenient and simplicity in simulation, we have represented 0 as 0 volt, 1 as 1 volt, 2 as 2 volt and 3 as 3 volt. The corresponding diagram is shown in Figure 1 . It is to be noted that four NAND gates are required to implement the desired circuit. The output of NAND gate 1 feed here as an input of NAND gate 2 and gate 3. The output of each of these NAND gates feed as the inputs of NAND gate 4. There are three voltage sources, voltage source 1 acts as an input of Q N , voltage source 2 acts as an input of R and voltage source 3 acts as an input of S. The output pattern obtained from the circuit was studied. It was observed that the input was in volt but the output was in mill volt. Hence, there was a huge loss in energy. The simulated output waveform is shown in Figure 2 . The topmost waveform is for Q N+1 , the next one is for R, then for S and the bottom most for Q N . The huge loss of energy was overcome by using CMOS circuits. The representation of NAND gate using CMOS circuit is shown in Figure 3 . The NAND gate using CMOS circuits is represented as a single block. The blocks are shown in Figure 4 by 1, 2, 3 and 4. The S-R flip-flop using CMOS-based NAND gate is shown in Figure 4 . Figure 4 is the CMOS-based NAND gate representation of Figure 3 .
Each block in Figure 4 represents each NAND gate in Figure 3 . The simulated output waveform of the modified circuit using CMOS is also shown in Figure 5 . The topmost waveform is for Q N+1 , the next one is for R, then for S and the bottom most for Q N . It is to be noted here that about 95% of energy loss was reduced by using CMOS-based NAND gates instead of predefined in-built NAND gate. 
Optical quadruple S-R flip-flop
The quadruple S-R flip-flop represented optically using SLM and Savart plate is shown in Figure 6 . The Savart plates S 1 , S 2 , S 3 , S 4 , S 5 constitute the NOT gate, S 7 , S 8 , S 9 , S 10 constitute the 1st AND gate, S 12 , S 13 , S 14 , S 15 constitute the 2nd AND gate and finally the Savart plates S 17 , S 18 , S 19 , S 20 form the OR gate. As shown in Figure 6 , the light from the laser source is first polarised at an angle 45 degrees with respect to the crystal axes and then the polarised light ray is incident on the beam splitter BS 1 , where the light ray is split into two directions -one of which is incident on beam splitter BS 2 and another being incident on the mirror M 12 provides light rays for the operation of the OR gate used later wards. Similarly, BS 2 splits the ray into two directions -one of which is incident on BS 3 and another is incident on mirror M 9 to provide light ray for the operation of the second AND gate, whose inputs are S (S A , S B ) and complemented R (R A , R B ). BS 3 splits the ray into two directions -one is incident on BS 4 and another is incident on mirror M 6 to provide light ray for the operation of the first AND gate whose inputs are Q N and complemented R. BS 4 also splits the ray into two directions -one is incident on the Savart plate S 1 and another is incident on mirror M 1 . The light incident on the Savart plate S 1 will be shifted into two orthogonal components and come out of them in two parallel beams with a spatial shift in between them (where the first beam is considered to have the horizontal polarisation state and the other beam has vertical polarisation state).
Figure 6
Optical quadruple S-R flip-flop
The electrically addressable positive SLMs -P 1 and P 2 are controlled by the input R (R A and R B ). The output beams are then combined by using a second Savart plate S 2 whose crystal axes are in opposite to that of first Savart plate S 1 and accordingly the essential components of the polarised beams are present in the light coming out of the Savart plate S 2 . Now it is allowed to pass through the Savart plate S 3 , where, the optoelectrical converters (O/E) C 1 and C 2 are used in the path of the two parallel beam of rays to convert the light signal into corresponding electric voltage -which are then fed to the negative SLMs P 3 and P 4 respectively to control the polarised components of the beam coming out of the Savart plate S 4 . The Savart plate S 5 is then used to reunite the final components and to get the final output, which is simply the complement of the input R.
The Savart plate S 6 is used along with the O/E convertors C 3 and C 4 to provide one of the inputs of the 1st AND gate, operated by the light ray coming from the mirror M 6 , in electrical form to the positive SLMs P 7 and P 8 . The other input of this AND gate, i.e., Q N (Q A , Q B ) is directly given to the positive SLMs P 5 and P 6 . The output passes through the Savart plate S 11 along with the O/E convertors C 5 and S 6 so as to provide one of the electrical inputs through the positive SLMs P 13 and P 14 to the OR gate. Similarly, 2nd AND gate is used where the inputs are S (S A , S B ) through positive SLMs P 9 and P 10 and the complemented R is given through another positive SLMs P 11 and P 12 . The output from this gate is fed to another Savart plate S 16 with the O/E convertors C 7 and C 8 to provide the electrical input to the OR gate through positive SLMs P 15 and P 16 . This OR gate produces the final output of the S-R flip-flop, i.e., Q N+1 . Now, let us consider a case when the inputs are Q N = 1(Q A = 0, Q B = 1), S = 0 (S A = 0, S B = 0) and R = 1 (R A = 0, R B = 1). The light ray incident on the Savart plate S 1 from the beam splitter BS 4 is divided into two orthogonal components. Since positive SLMs are used P 1 will block the horizontal light component and P 2 will allow the vertical component. Hence, output from the Savart plate S 2 consists of only the vertical component of light. It is then incident on the next Savart plate S 3 along with the O/E convertors C 1 and C 2 . C 1 will provide a zero voltage input for the negative SLM P 3 and C 2 will produce high voltage input for P 4 . Hence, only the horizontal component will be allowed to pass and as a result the output from S 5 consists of only the horizontal component. It is then incident on the next Savart plate S 6 along with the O/E convertors C 3 and C 4 . C 3 will provide a high voltage input for the positive SLM P 7 and C 4 will produce zero voltage input for P 8 . Now again, the light ray incident on the mirror M 6 from the beam splitter BS 3 will be again divided into two orthogonal components by the Savart plate S 7 . Q A and Q B are providing the inputs for the positive SLMs P 5 and P 6 . Hence, P 5 will block the horizontal component and P 6 will allow the vertical component, as a result output from the Savart plate S 8 consists of only the vertical component of light and it is then fed to the next Savart plate S 9 . Since the positive SLM P 8 receives zero voltage, it further blocks the incoming vertical component of light. Hence, no light components are incident on the next Savart plate S 10 . Thus, the Savart plate S 11 consists of no light components and the O/E convertors C 5 and C 6 receives no optical input. So, both of them produces zero output voltage that are fed later to the positive SLMs P 13 and P 14 respectively. Now again, the light ray incident on the mirror M 9 from the beam splitter BS 2 will be again divided into two orthogonal components by the Savart plate S 12 . Since both the positive SLMs receive zero input (since S = 0), both the vertical and horizontal components of light will be blocked. Hence, no light ray is incident on the Savart plate S 13 . So no light ray is incident on the Savart plate S 14 and there is no output from S 15 as well. The O/E convertors C 7 and C 8 receiving no input from the Savart plate S 16 will produce zero output voltage. Hence, positive SLMs P 15 and P 16 will receive zero voltage as input; hence, both components of light will be blocked. As explained before, positive SLMs P 13 and P 14 will also receive zero voltage. Hence, there will be no light at the output, i.e., Q N+1 = 0. Hence, the output from Table 2 for the inputs Q N = 1, S = 0 and R = 1 is verified.
For Q = 0 (i.e., Q A = 0 and Q B = 0), S = 1 (i.e., S A = 0 and S B = 1), R = 2 (i.e., R A = 1 and R B = 0) the output will be Q N+1 = 1 (i.e., presence of only the vertical polarisation state of light).
For Q = 1 (i.e., Q A = 0 and Q B = 1), S= 2 (i.e., S A = 1 and S B = 0), R = 0 (i.e., R A = 0 and R B = 0) the output will be Q N+1 = 3 (i.e., presence of both the vertical and horizontal polarisation states of light).
For Q = 3 (i.e., Q A = 1 and Q B = 1), S = 0 (i.e., S A = 0 and S B = 0), R = 2 (i.e., R A = 1 and R B = 0) the output will be Q N+1 = 1 (i.e., presence of only the vertical polarisation state of light).
Similarly, for other combinations of inputs Q N , S and, the outputs from Table 2 can be verified accordingly.
Logical simulation of optical S-R flip-flop
Simulation result of optical S-R flip-flop is shown in Figure 7 
J-K flip-flop
In conventional binary system for J-K flip-flop the input combinations are 00, 01, 10 and 11 and according to that the possible outputs are no-change state, reset state, set state and toggle state. In MVL we deal with values other than 0 and 1. Here, we are using four values, i.e., 0, 1, 2 and 3 with the concept of di-bit or two bits as a group. Here 0 is denoted as 00, 1 as 01, 2 as 10 and 3 as 11. The excitation table for quadruple J-K flip-flop is given in Table 3. In this table, there 
Now the expression for the output Q A+1 can be written as: 
Similarly, the expression for output Q B+1 can be written as: 
It is to be noted here that the expressions (3) and (4) are similar in nature and similarly, the expression for output Q N+1 of J-K flip-flop can be represented as follows:
Simulation of J-K flip-flop using Tanner Spice software
The J-K flip-flop can be designed using NAND gate also to implement the required equations. The inputs for J, K and Q N are quadruple in nature, i.e., consists of four distinct states. For convenient and simplicity as earlier we have represented 0 as 0 volt, 1 as 1 volt, 2 as 2 volt and 3 as 3 volt. Due to the drawback of NAND-based S-R flip-flop, the J-K flip-flop is designed using CMOS-based NAND gates and it is shown in Figure 8 . The simulated output waveform for J-K flip-flop is shown in Figure 9 . The topmost waveform is for Q N+1 , the next one is for R, then for S and the bottom most for Q N .
Optical quadruple J-K flip-flop
In this section, we are considering the input J in its di-bit form as J A and J B , K as K A and K B and the previous state output Q N as Q A and Q B . The optical representation of the J-K flip-flop using SLM and Savart plates is shown in Figure 10 . Figure 10 , it can be seen that the light from the laser source is polarised at an angle 45 degrees with respect to the crystal axes. The polarised light ray incidents on the beam splitter BS 1 is split into two directions -one is incident on another beam splitter BS 2 and another being incident on the mirror M 18 is used to provide light ray for the operation of the OR gate used afterwards. Similarly, BS 2 splits the ray into two directions -one is incident on BS 3 and another being incident on mirror M 15 provides light ray for the operation of the second AND gate whose inputs are Q N and complemented K. BS 3 splits the ray into two directions -one is incident on BS 4 and another is incident on mirror M 9 to provide light ray for the operation of the second NOT gate whose input is K. The output from NOT gate is complemented K. Similarly, BS 4 splits the ray into two directions -one is incident on BS 5 and another being incident on mirror M 6 provides light ray for the operation of the first AND gate whose inputs are J and complemented Q N . BS 5 also splits the ray into two directions -one is incident on the Savart plate S 1 and another is incident on mirror M 1 . The light incident on the Savart plate S 1 will be shifted into two orthogonal components and comes out of them in two parallel beams with a spatial shift in between them (where the first ray is considered to have the horizontal polarisation state and the other ray has vertical polarisation state). The electrically addressable positive SLMs -P 1 and P 2 are controlled by input Q N (Q A , Q B ). The output beams are then combined by using a second Savart plate S 2 whose crystal axes are in opposite to that of first Savart plate S 1 and accordingly the essential components of the polarised beams are present in the light coming out of the Savart plate S 2 . Now it is allowed to pass through the Savart plate S 3 , where, the optoelectrical converters (O/E) C 1 and C 2 are used in the path of the two parallel beam of rays to convert the light signal into corresponding electric voltagewhich are then fed to the negative SLMs P 3 and P 4 to control the polarised components of the beam coming out of the Savart plate S 4 on which the ray is incident by reflecting from mirror M 1 . The Savart plate S 5 is then used to reunite the final components present and to get the final output, which is simply the complement of the input Q N . Then the Savart plate S 6 is used along with the O/E convertors C 3 and C 4 to provide one of the inputs of the (first) AND gate, operated by the light ray coming from the mirror M 6 , in electrical form to the positive SLMs P 5 and P 6 . The other input of this AND gate, i.e., J (J A , J B ) is directly given to positive SLMs P 7 and P 8 . The output of S 10 is given to the Savart plate S 11 along with the O/E convertors C 5 and C 6 so as to provide one of the electrical inputs through the positive SLMs P 17 and P 18 to the OR gate. The 2nd NOT gate is used to produce the complement of K. The output from this NOT gate is fed to the Savart plate S 17 along with the O/E convertors C 9 and C 10 to provide the one of the inputs of the 2nd AND gate in electrical form to the positive SLMs P 15 and P 16 . The other input of this AND gate, i.e., Q (Q A , Q B ) is directly given to the positive SLMs P 13 and P 14 . The output from this AND gate is given to the Savart plate S 22 along with the O/E convertors C 11 and C 12 so as to provide the other electrical input to the OR gate through the positive SLMs P 19 and P 20 . This OR gate produces the final output of the J-K flip-flop, i.e., Q N+1 . The light ray incident on the Savart plate S 1 from the beam splitter BS 5 is divided into two orthogonal components. Since positive SLMs are used P 1 will block the horizontal light component and P 2 will allow the vertical component of light. Hence, output from the Savart plate S 2 consists of only the vertical component of light. It is then incident on the next Savart plate S 3 along with the O/E convertors C 1 and C 2 . C 1 will provide a zero voltage input for the negative SLM P 3 and C 2 will produce high voltage input for P 4 . Hence, only the horizontal component will be allowed to pass and hence output from S 5 consists of only the horizontal component. It is then incident on the next Savart plate S 6 along with the O/E convertors C 3 and C 4 . C 3 produces high voltage output and C 4 produces zero voltage. The light incident on the Savart plate S 7 after being reflected from the mirror M 6 is again divided into its horizontal and vertical components. The positive SLMs P 5 and P 6 receive the input from C 3 and C 4 respectively. So P 5 will allow the horizontal component and P 6 block the vertical component. Hence, the output from S 8 consists of only the horizontal component that is again incident on the next Savart plate S 9 . Since the positive SLMs P 7 and P 8 are operated by the inputs J A and J B , both the horizontal and vertical components will be blocked. Hence, no light components are incident on the Savart plate S 10 . Hence, there is no light incident on S 11 . Thus, the O/E convertors C 5 and C 6 produce zero output voltage that are fed to the positive SLMs P 17 and P 18 respectively. Again, the light ray being reflected from the mirror M 9 incidents on the Savart plate S 12 where it will be divided into two components. The positive SLMs P 9 and P 10 are operated by the inputs K A and K B . Thus, P 9 will block the horizontal component and P 10 will allow the vertical component. Thus, the output from the Savart plate S 13 consists of only the vertical component which is then fed to the next Savart plate S 14 . Thus, C 7 will produce zero output voltage and C 8 will produce high output voltage that is fed to the negative SLMs P 11 and P 12 respectively. The light ray incident on the Savart plate S 15 again will be divided into the two components. Thus, P 11 will allow the horizontal component and P 12 will block the vertical component. Hence, output from S 16 consists of only the horizontal component which is then fed to the Savart plate S 17 . Thus, C 9 produces high voltage output and C 10 produces no output voltage that is fed to positive SLMs P 15 and P 16 respectively. The light ray incident on the Savart plate S 18 after being reflected by the mirror M 15 are again divided into the two components. The positive SLMs P 13 and P 14 are operated by the inputs Q A and Q B . Thus, P 13 will block the horizontal component and P 14 will allow the vertical component. Hence, output from S 19 consists of only the vertical component. P 15 and P 16 receive the input from C 9 and C 10 respectively. Hence, P 16 will block the incoming vertical component. Hence, no light component will be incident on the Savart plate S 21 . Similarly no light is incident on S 22 as well. Thus, the O/E convertors C 11 and C 12 will produce no output. Hence, positive SLMs P 19 and P 20 will allow no light components to pass through it. As explained before C 5 and C 6 produce zero output voltage and are fed to the positive SLMs P 17 and P 18 . Thus, no light is present at the output, i.e., Q N+1 = 0. Hence, the output from Table 3 for the inputs Q N = 1, J = 0 and K = 1 is verified. For Q = 0 (i.e., Q A = 0 and Q B = 0), J = 3 (i.e., J A = 1 and J B = 1), K = 2 (i.e., K A = 1 and R B = 0) the output will be Q N+1 = 3 (i.e., presence of both vertical and horizontal polarisation states of light). For Q = 1 (i.e., Q A = 0 and Q B = 1), J = 2 (i.e., J A = 1 and J B = 0), K = 1 (i.e., K A = 0 and R B = 1) the output will be Q N+1 = 2 (i.e., presence of only horizontal polarisation state of light).
For Q = 3 (i.e., Q A = 1 and Q B = 1), J = 3 (i.e., J A = 1 and J B = 1), K = 2 (i.e., K A = 1 and R B = 0) the output will be Q N+1 = 1(i.e., presence of only vertical polarisation state of light).
Similarly for other combinations of inputs Q N , J and K, the outputs from Table 3 can be verified.
Logical simulation of optical J-K flip-flop
Simulation result of optical J-K flip-flop is shown in Figure 11 
D flip-flop
The D type flip-flop is basically a high activated S-R type with an additional inverter to ensure that the S and R inputs both cannot be high or low at the same time. In MVL as we also deal with values other than 0 and 1, in this case we are using four values, i.e., 0, 1, 2 and 3 with the concept of di-bit or two bits as a group. Here 0 is denoted as 00, 1 as 01, 2 as 10 and 3 as 11 as mentioned earlier. The excitation table for quadruple D flip-flop is given in Table 4 
The output expression for S-R flip-flop and J-K flip-flop is already derived. By the same procedure the output expression for the quadruple D flip-flop can be derived from Table 4 . Now the expression for the output Q A+1 can be written as:
Similarly, the expression for Q B+1 can be written as: The simulated output waveform is also shown in Figure 13 . The topmost waveform is for Q N+1 , the next is for D and the bottom most is for Q N . In case of D flip-flop, the final output follows the given input. The input for D is quadruple in nature and represented by 0 volt, 1 volt, 2 volt and 3 volt respectively. As the input is continuously varying with respect to time so, the input waveform is saw tooth in nature. The final output waveform is also saw tooth in nature as it follows the input. For a particular instant, suppose at ten micro second, the input is 2 volt as well as output is also 2 volt. Similarly, at any other instant the input and output can be observed. The polarised light ray incident on the Savart plate S 1 will be divided into its two orthogonal components. The positive SLMs P 1 and P 2 are controlled by D A and D B respectively. So P 1 will block the horizontal component of light and P 2 will allow the vertical component of light. So, at output of the Savart plate S 2 , only the vertical component is present, i.e., Q N+1 = 1. Hence, output from Table 4 for the input D = 1 is verified.
For D = 3 (D A = 1, D B = 1), the output will consist of both the vertical and horizontal components of light, i.e., Q N+1 = 3.
Similarly for other combinations of input D, the outputs from Table 4 can be verified accordingly.
Comparison with existing reported literature
In the last decades, sequential circuits have originated as a promising computing paradigm having application in low-power CMOS, quantum computing, nanotechnology and optical computing, DNA computing, etc. With much efficiency optical logic gates have the potential to perform at macroscopic (light pulses carry information), or quantum (single photons carry information) levels. For this in the extension part we have implemented the flip-flops in optical domain. It is already proposed that optical interconnects can transmit information at a higher data rate and consume less power than the equivalent electrical interconnections. The analysis is performed for free-space optical communication links (Feldman et al., 1988) . Shin et al. (2003) presented a comparison between electrical and optical interconnect. According to their result, optical interconnect is found superior to CMOS-based electrical interconnect in terms of data transmission capability and channel power dissipation. They also suggested that electrical interconnect should be replaced by optical interconnect as it consumes four times less power than electrical network. Based on the above analysis, it can be said that a In real-time processing, the optical implementation save power in comparison to the related implementation using CMOS.
b A very high throughput is achieved for optical implementation of flip-flops at a maximum operating frequency of THz range.
Conclusions and future scope
The S-R, J-K and D quadruple flip-flops based on QVL system have been presented using CMOS and finally, flip-flops are implemented optically using SLM and Savart plate. The concept of QVL using di-bit and its applications in flip-flops with special kind of design and simulation software is important in modern technological research. Using this simulation technique expected results, such as less power consumption, high speed of operation, etc. have been obtained. This paper also exposed optical circuit realisations for quadruple flip-flops using polarisations property of light. The MVL is a new dimension for faster, effective and low power consumption in future technology, therefore the other optical logic operations can also be implemented with the same technique. This also implies that the proposed circuits can be extended to any sequential logic circuits, e.g., counter, register and also in the field of advanced communication in quadruple system. The proper applications of MVL system in future technology may provide a better solution for efficient energy utilisation all over the globe.
